( en | de | ru )

 

Disambiguation of "Mandal, Chittaranjan A."

Author of the publication

copydeleteadd this publication to your clipboard
An early global routing framework for uniform wire distribution in SoCs.

, , and . SoCC, page 139-144. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chittaranjan Mohapatra

Chittaranjan Bhaduri

Chittaranjan Tripathy

Chittaranjan Barat

Avradip Mandal

 

Other publications of authors with the same name

An improved greedy construction of minimum connected dominating sets in wireless networks., , , and . WCNC, page 790-795. IEEE, (2011)Determining the User Intent Behind Web Search Queries by Learning from Past User Interactions with Search Results., , and . COMAD, page 135-138. Computer Society of India, (2013)A BDD based secure hardware design method to guard against power analysis attacks., , and . VDAT, page 1-2. IEEE, (2014)Distributed construction of minimum Connected Dominating Set in wireless sensor network using two-hop information., , and . Comput. Networks, (2017)GABIND: a GA approach to allocation and binding for the high-level synthesis of data paths., , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (6): 747-750 (2000)Efficient clusterhead rotation via domatic partition in self-organizing sensor networks., and . Wirel. Commun. Mob. Comput., 9 (8): 1040-1058 (2009)Translation validation of coloured Petri net models of programs on integers., , , and . Acta Informatica, 59 (6): 725-759 (2022)Systematic Methodology for High-Level Performance Modeling of Analog Systems., , and . VLSI Design, page 361-366. IEEE Computer Society, (2009)Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks., , , and . DSD, page 520-527. IEEE Computer Society, (2014)A Formal Verification Method of Scheduling in High-level Synthesis., , , , and . ISQED, page 71-78. IEEE Computer Society, (2006)