Author of the publication

Co-exploration of NLA kernels and specification of Compute Elements in distributed memory CGRAs.

, , , , , , , and . ICSAMOS, page 225-232. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Instruction Reuse in SPEC, media and packet processing benchmarks: A comparative study of power, performance and related microarchitectural optimizations., , and . J. Embed. Comput., 2 (1): 15-34 (2006)A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design., , , , , , and . VLSID, page 64-69. IEEE, (2019)Applying Modified Householder Transform to Kalman Filter., , , , , , and . VLSID, page 431-436. IEEE, (2019)Hardware Solution for Real-Time Face Recognition., , , , , and . VLSID, page 81-86. IEEE Computer Society, (2015)Efficient Realization of Table Look-Up Based Double Precision Floating Point Arithmetic., , , and . VLSID, page 415-420. IEEE Computer Society, (2016)Power-performance trade-off using pipeline delays., , and . ASP-DAC, page 384-386. IEEE Computer Society, (2004)An Architectural View of the Entities Required for Execution of Task in Pervasive Space., , , , and . FTDCS, page 37-43. IEEE Computer Society, (2004)On the Benefits of Speculative Trace Scheduling in VLIW Processors., , , and . PDPTA, page 822-828. CSREA Press, (2002)TWTXBB: A Low Latency, High Throughput Multiplier Architecture Using a New 4 --> 2 Compressor., , and . VLSI Design, page 77-82. IEEE Computer Society, (1994)A Methodology for Architecture Synthesis of Cascaded IIR Filters on TLU FPGAs., , and . VLSI Design, page 225-228. IEEE Computer Society, (1994)