Author of the publication

A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design.

, , , , , , and . VLSID, page 64-69. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient Realization of Householder Transform Through Algorithm-Architecture Co-Design for Acceleration of QR Factorization., , , , , and . IEEE Trans. Parallel Distributed Syst., 29 (8): 1707-1720 (2018)Accelerating BLAS on Custom Architecture through Algorithm-Architecture Co-design., , , , , and . CoRR, (2016)Hardware Security Primitives Using Passive RRAM Crossbar Array: Novel TRNG and PUF Designs., , , , , and . ASP-DAC, page 449-454. ACM, (2023)Enabling in-memory computation of binary BLAS using ReRAM crossbar arrays., , and . VLSI-SoC, page 1-6. IEEE, (2016)FPGA-based Deep Learning Inference Accelerators: Where Are We Standing?, , , , , and . ACM Trans. Reconfigurable Technol. Syst., 16 (4): 60:1-60:32 (December 2023)A secure hardware-software solution based on RISC-V, logic locking and microkernel., , , , , and . SCOPES, page 62-65. ACM, (2020)Finite State Automata Design using 1T1R ReRAM Crossbar., , , , , , , , and . NEWCAS, page 1-5. IEEE, (2023)A Parallel SystemC Virtual Platform for Neuromorphic Architectures., , and . ISQED, page 1-6. IEEE, (2022)Nano Security: From Nano-Electronics to Secure Systems., , , , , , , , , and 13 other author(s). DATE, page 1334-1339. IEEE, (2021)A Temperature Independent Readout Circuit for ISFET-Based Sensor Applications., , , , , , , and . LATS, page 1-4. IEEE, (2022)