( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Accuracy Reconfigurable Vector Accelerator Based on Approximate Logarithmic Multipliers.

, , и . ASP-DAC, стр. 568-573. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yutaka Nojima

Yutaka Hayauchi

Yutaka Nomura

 

Другие публикации лиц с тем же именем

Neural Network Calculations at the Speed of Light Using Optical Vector-Matrix Multiplication and Optoelectronic Activation., , , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 104-A (11): 1477-1487 (2021)Critical Path Isolation and Bit-Width Scaling Are Highly Compatible for Voltage Over-Scalable Design., , , , , и . DATE, стр. 1260-1265. IEEE, (2021)Comparing voltage adaptation performance between replica and in-situ timing monitors., , , , , и . ICCAD, стр. 39. ACM, (2018)Integration of Minimum Energy Point Tracking and Soft Real-Time Scheduling for Edge Computing., , , и . ISQED, стр. 300-306. IEEE, (2021)A Standard Cell Memory Based on 2T Gain Cell DRAM for Memory-Centric Accelerator Design., , и . SOCC, стр. 1-6. IEEE, (2023)Hardware-simulation correlation of timing error detection performance of software-based error detection mechanisms., , и . IOLTS, стр. 84-89. IEEE, (2016)Optoelectronic Implementation of Compact and Power-efficient Recurrent Neural Networks., , , , и . ISVLSI, стр. 390-393. IEEE, (2022)Performance Evaluation of Software-based Error Detection Mechanisms for Localizing Electrical Timing Failures under Dynamic Supply Noise., , и . ICCAD, стр. 315-322. IEEE, (2015)An Optical Neural Network Architecture based on Highly Parallelized WDM-Multiplier-Accumulator., , , , , и . PHOTONICS@SC, стр. 15-21. IEEE, (2019)Power-aware pruning for ultrafast, energy-efficient, and accurate optical neural network design., , , , и . DAC, стр. 1285-1290. ACM, (2022)