( en | de | ru )

 

Disambiguation of "Shenoy, Narendra V."

Author of the publication

copydeleteadd this publication to your clipboard
Logic Synthesis for Programmable Gate Arrays.

, , , , and . DAC, page 620-625. IEEE Computer Society Press, (1990)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Narendra Kumar

Nirmala Shenoy

Narendra Jussien

Aruna Shenoy

Narendra Panday

 

Other publications of authors with the same name

Logic Synthesis for Programmable Gate Arrays., , , , and . DAC, page 620-625. IEEE Computer Society Press, (1990)Emerging markets: design goes global., , , , , , and . DAC, page 195. ACM, (2003)Track assignment: a desirable intermediate step between global routing and detailed routing., , , and . ICCAD, page 59-66. ACM / IEEE Computer Society, (2002)Verifying clock schedules., and . ICCAD, page 124-131. IEEE Computer Society / ACM, (1992)Performance Directed Synthesis for Table Look Up Programmable Gate Arrays., , , and . ICCAD, page 572-575. IEEE Computer Society, (1991)Efficient implementation of retiming., and . ICCAD, page 226-233. IEEE Computer Society / ACM, (1994)Design automation for mask programmable fabrics., , and . DAC, page 192-197. ACM, (2004)Impact of Modern Process Technologies on the Electrical Parameters of Interconnects., , , , , and . VLSI Design, page 875-880. IEEE Computer Society, (2007)Graph algorithms for clock schedule optimization., , and . ICCAD, page 132-136. IEEE Computer Society / ACM, (1992)Embedded tutorial: Speed - new paradigms in design for performance., , and . ICCAD, page 700. IEEE Computer Society / ACM, (1996)