( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Algorithms for Solving Boolean Satisfiability in Combinational Circuits.

, , и . DATE, стр. 526-530. IEEE Computer Society / ACM, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Luis Silva Azevedo

Silva E Cannon

Rafael Antonio Guerra Silva

Luis Heriberto Guerra Santos

Jorge E Castillo Guerra

 

Другие публикации лиц с тем же именем

Efficient computation of the worst-delay corner., , и . DATE, стр. 1617-1622. EDA Consortium, San Jose, CA, USA, (2007)Library Compatible Variational Delay Computation., , , и . VLSI-SoC (Selected Papers), том 249 из IFIP, стр. 157-176. Springer, (2006)Grid-based statistical timing analysis., и . IADIS AC, стр. 73-80. IADIS, (2005)TAU 2013 variation aware timing analysis contest., , , , , и . ISPD, стр. 171-178. ACM, (2013)Speedpath analysis under parametric timing models., , и . DAC, стр. 268-273. ACM, (2010)Unifying functional and parametric timing verification.. ACM Great Lakes Symposium on VLSI, стр. 135-140. ACM, (2012)Effective Corner-Based Techniques for Variation-Aware IC Timing Verification., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (1): 157-162 (2010)Algorithms for Solving Boolean Satisfiability in Combinational Circuits., , и . DATE, стр. 526-530. IEEE Computer Society / ACM, (1999)Variation-Aware, Library Compatible Delay Modeling Strategy., , , и . VLSI-SoC, стр. 122-127. IEEE, (2006)Handling intra-die variations in PSTA., и . ACM Great Lakes Symposium on VLSI, стр. 403-406. ACM, (2011)