Author of the publication

Considerations on Combining Vestal's Mixed-criticality Task Model and the Predictable Execution Model (PREM) for Real-time Systems.

, , , , and . CERCIRAS, volume 3145 of CEUR Workshop Proceedings, CEUR-WS.org, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mixed-Criticality Scheduling with Dynamic Redistribution of Shared Cache., , , , and . ECRTS, volume 76 of LIPIcs, page 18:1-18:21. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2017)Recommending a Strategy for the Transition Towards Circular Economy Based on the Views of Environmental Students., , , , and . HAICTA, volume 3293 of CEUR Workshop Proceedings, page 4-9. CEUR-WS.org, (2022)Many suspensions, many problems: a review of self-suspending tasks in real-time systems., , , , , , , , , and 3 other author(s). Real Time Syst., 55 (1): 144-207 (2019)Memory Bandwidth Regulation for Multiframe Task Sets., , , , and . RTCSA, page 1-11. IEEE, (2019)Schedulability analysis for CAN bus messages of periodically-varying size., , , , and . WFCS, page 1-8. IEEE, (2022)Mixed Criticality Scheduling of Probabilistic Real-Time Systems., , , , , and . SETTA, volume 11951 of Lecture Notes in Computer Science, page 89-105. Springer, (2019)Unified overhead-aware schedulability analysis for slot-based task-splitting., , , , and . Real Time Syst., 50 (5-6): 680-735 (2014)Semi-partitioned Mixed-Criticality Scheduling., , , and . ARCS, volume 10172 of Lecture Notes in Computer Science, page 205-218. Springer, (2017)Realistic Analysis of Limited Parallel Software / Hardware Implementations., and . IEEE Real-Time and Embedded Technology and Applications Symposium, page 388-395. IEEE Computer Society, (2004)Worst-case Stall Analysis for Multicore Architectures with Two Memory Controllers., , , , and . ECRTS, volume 106 of LIPIcs, page 2:1-2:22. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2018)