Author of the publication

Charge Recycling Between Virtual Power and Ground Lines for Low Energy MTCMOS.

, and . ISQED, page 239-244. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Underlap engineered eight-transistor SRAM cell for stronger data stability enhanced write ability and suppressed leakage power consumption., and . ICECS, page 25-28. IEEE, (2013)Temperature-Adaptive Energy Reduction for Ultra-Low Power-Supply-Voltage Subthreshold Logic Circuits., and . ICECS, page 1280-1283. IEEE, (2007)Impact of temperature fluctuations on circuit characteristics in 180nm and 65nm CMOS technologies., and . ISCAS, IEEE, (2006)Variability-aware 7T SRAM circuit with low leakage high data stability SLEEP mode., , and . Integr., (2016)Reactivation Noise Suppression With Sleep Signal Slew Rate Modulation in MTCMOS Circuits., and . IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 533-545 (2013)Low Power and High Speed Multi Threshold Voltage Interface Circuits., and . IEEE Trans. Very Large Scale Integr. Syst., 17 (5): 638-645 (2009)A comprehensive comparison of superior triple-threshold-voltage 7-transistor, 8-transistor, and 9-transistor SRAM cells., and . ISCAS, page 2185-2188. IEEE, (2014)2-Phase high-frequency clock distribution with SPLIT-IO dual-Vt repeaters for suppressed leakage currents., and . ISCAS, page 2932-2935. IEEE, (2015)Shifted Leakage Power Characteristics of Dynamic Circuits Due to Gate Oxide Tunneling., and . SoCC, page 151-154. IEEE, (2005)Temperature-Adaptive Energy Reduction Techniques for Nano-CMOS Circuits Displaying Reversed temperature Dependence., and . Journal of Circuits, Systems, and Computers, 17 (3): 423-438 (2008)