( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
DVFS Binning Using Machine-Learning Techniques.

, , , , , и . ITC-Asia, стр. 31-36. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hao Shi

Hao Chen

Hao Chen

Hao Chen

Hao Chen

 

Другие публикации лиц с тем же именем

Body-biasing assisted vmin optimization for 5nm-node multi-Vt FD-SOI 6T-SRAM., , , , и . ISQED, стр. 151-155. IEEE, (2018)Cost-effective decap selection for beyond die power integrity., , , и . DATE, стр. 1-4. European Design and Automation Association, (2014)DVFS Binning Using Machine-Learning Techniques., , , , , и . ITC-Asia, стр. 31-36. IEEE, (2018)Routability-driven bump assignment for chip-package co-design., , , и . ASP-DAC, стр. 519-524. IEEE, (2014)On effective flip-chip routing via pseudo single redistribution layer., , , , и . DATE, стр. 1597-1602. IEEE, (2012)DFM/DFY practices during physical designs for timing, signal integrity, and power., , , и . ASP-DAC, стр. 232-237. IEEE Computer Society, (2007)An Efficient Hamiltonian-cycle power-switch routing for MTCMOS designs., , и . ASP-DAC, стр. 59-65. IEEE, (2012)Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs., , , , , , и . ICCAD, стр. 155-161. IEEE, (2010)Power-switch routing for reducing dynamic IR drop in multi-domain MTCMOS designs., , , и . VLSI-DAT, стр. 1-4. IEEE, (2014)Micro-Architecture Optimization for Low-Power Bitcoin Mining ASICs., , , , и . VLSI-DAT, стр. 1-4. IEEE, (2019)