Author of the publication

An Asynchronous Fully Digital Delay Locked Loop for DDR SDRAM Data Recovery.

, , , , and . ASYNC, page 49-56. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On generating multicast routes for SpiNNaker., , , , and . Conf. Computing Frontiers, page 2:1-2:10. ACM, (2014)SPA - A Synthesisable Amulet Core for Smartcard pplications., , , , , and . ASYNC, page 201-210. IEEE Computer Society, (2002)The Design and Evaluation of an Asynchronous Microprocessor., , , , , and . ICCD, page 217-220. IEEE Computer Society, (1994)AMULET2e: An Asynchronous Embedded Controller., , , , , and . ASYNC, page 290-. IEEE Computer Society, (1997)Live demonstration: Dynamic voltage and frequency scaling for neuromorphic many-core systems., , , , , , , , , and 10 other author(s). ISCAS, page 1. IEEE, (2017)Asynchronous Embedded Control., , , , and . Integr. Comput. Aided Eng., 5 (1): 57-68 (1998)The AMULET2e cache system., , and . ASYNC, page 208-217. IEEE Computer Society, (1996)AMULET3i - An Asynchronous System-on-Chip., , , , , , , , , and 3 other author(s). ASYNC, page 162-175. IEEE Computer Society, (2000)An Asynchronous Fully Digital Delay Locked Loop for DDR SDRAM Data Recovery., , , , and . ASYNC, page 49-56. IEEE Computer Society, (2012)On-chip and inter-chip networks for modeling large-scale neural systems., , and . ISCAS, IEEE, (2006)