( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Physically Accurate Learning-based Performance Prediction of Hardware-accelerated ML Algorithms.

, , , , , , , , , , и . MLCAD, стр. 119-126. ACM / IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sachin Arora

Sachin Deshmukh

Sachin Kinge

Sachin Chhatwani

Sachin Kumar

 

Другие публикации лиц с тем же именем

Using Spin-Hall MTJs to Build an Energy-Efficient In-memory Computation Platform., , , , , , , , и . ISQED, стр. 52-57. IEEE, (2019)Residential task scheduling under dynamic pricing using the multiple knapsack method., , и . ISGT, стр. 1-6. IEEE, (2012)Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors., , и . ASP-DAC, стр. 179-184. IEEE, (2009)Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up., и . ASP-DAC, стр. 87-92. ACM Press, (2005)Low-power clock distribution using multiple voltages and reduced swings., и . IEEE Trans. Very Large Scale Integr. Syst., 10 (3): 309-318 (2002)Stress-Induced Performance Shifts in Flexible System-in-Foils Using Ultra-Thin Chips., и . ISQED, стр. 237-242. IEEE, (2020)Exploring a Machine Learning Approach to Performance Driven Analog IC Placement., , , , , , , и . ISVLSI, стр. 24-29. IEEE, (2020)Optimizing Decoupling Capacitors in 3D Circuits for Power Grid Integrity., , и . IEEE Des. Test Comput., 26 (5): 15-25 (2009)Accurate estimation of global buffer delay within a floorplan., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (6): 1140-1145 (2006)Editorial.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (12): 1837-1838 (2013)