( en | de | ru )

 

Disambiguation of "Yalamanchili, Sudhakar"

Author of the publication

copydeleteadd this publication to your clipboard
Tuning Buffer Size in the Multimedia Router (MMR).

, , , , and . IPDPS, page 160. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudhakar Peddireddi

Padhmanand Sudhakar

Sudhakar Motiram Chaudhari

Yamini Sudhakar Avadhut

 

Other publications of authors with the same name

Using rapid prototyping in computer architecture design laboratories., , , and . WCAE@HPCA, page 4. ACM, (1996)Algebraic Properties of some Parallel Processor Interconnection Networks., and . ICDE, page 611-618. IEEE Computer Society, (1984)Centralized buffer router: A low latency, low power router for high radix NOCs., and . NOCS, page 1-8. IEEE, (2013)Understanding Energy Aspects of Processing-near-Memory for HPC Workloads., , , and . MEMSYS, page 276-282. ACM, (2015)Near Data Processing: Impact and Optimization of 3D Memory System Architecture on the Uncore., , and . MEMSYS, page 11-21. ACM, (2015)Scouting: Fully Adaptive, Deadlock-Free Routing in Faulty Pipelined Networks., , , and . ICPADS, page 608-613. IEEE Computer Society, (1994)Customizable Fault Tolerant Caches for Embedded Processors., and . ICCD, page 108-113. IEEE, (2006)Dynamic Partitioned Global Address Spaces for power efficient DRAM virtualization., and . Green Computing Conference, page 485-492. IEEE Computer Society, (2010)Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory., , , , and . ISCA, page 380-392. IEEE Computer Society, (2016)Teaching Pipelining and Concurrency using Hardware Description Languages., , , , and . MSE, page 55-56. IEEE Computer Society, (1999)