( en | de | ru )

 

Disambiguation of "Palena, Marco"

Author of the publication

copydeleteadd this publication to your clipboard
SAT solver management strategies in IC3: an experimental approach.

, , , , and . Formal Methods Syst. Des., 50 (1): 39-74 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Monika Marcotty

Johannes Marcour

Hans-Ernst Marcolin

Carlos Javier Marcos Navas

Massimiliano Marcon

 

Other publications of authors with the same name

Interpolation-Based Learning as a Mean to Speed-Up Bounded Model Checking (Short Paper)., , , , and . SEFM, volume 10469 of Lecture Notes in Computer Science, page 382-387. Springer, (2017)Interpolation with guided refinement: revisiting incrementality in SAT-based unbounded model checking., , , and . Formal Methods Syst. Des., 60 (2): 117-146 (April 2022)Reducing interpolant circuit size by ad-hoc logic synthesis and SAT-based weakening., , , , and . FMCAD, page 25-32. IEEE, (2016)Interpolation with Guided Refinement: Revisiting incrementality in SAT-based unbounded model checking., , and . FMCAD, page 43-50. IEEE, (2014)SAT solver management strategies in IC3: an experimental approach., , , , and . Formal Methods Syst. Des., 50 (1): 39-74 (2017)Fast cone-of-influence computation and estimation in problems with multiple properties., , , , , , , and . DATE, page 803-806. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Trading-off Incrementality and Dynamic Restart of Multiple Solvers in IC3., , and . DIFTS@FMCAD, volume 1130 of CEUR Workshop Proceedings, CEUR-WS.org, (2013)Exploiting Boolean Satisfiability Solvers for High Performance Bit-Level Model Checking.. Polytechnic University of Turin, Italy, (2017)base-search.net (ftpoltorinoiris:oai:iris.polito.it:11583/2680997).To split or to group: from divide-and-conquer to sub-task sharing for verifying multiple properties in model checking., , , , , , and . Int. J. Softw. Tools Technol. Transf., 20 (3): 313-325 (2018)Test Time Minimization in Reconfigurable Scan Networks., , , and . ATS, page 119-124. IEEE Computer Society, (2016)