( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Datapath Generator Based on Gate-Level Symbolic Layout.

, , , , , и . DAC, стр. 388-393. IEEE Computer Society Press, (1990)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dairi Matsumoto

Koichi Matsumoto

Teijiro Matsumoto

Tokumyo Matsumoto

Kaoru Matsumoto

 

Другие публикации лиц с тем же именем

Datapath Generator Based on Gate-Level Symbolic Layout., , , , , и . DAC, стр. 388-393. IEEE Computer Society Press, (1990)A 20ch TDC/ADC hybrid SoC for 240×96-pixel 10%-reflection <0.125%-precision 200m-range imaging LiDAR with smart accumulation technique., , , , , , , , , и 17 other автор(ы). ISSCC, стр. 92-94. IEEE, (2018)A single-chip MPEG-2 codec based on customizable media microprocessor., , , , , , , , , и 5 other автор(ы). CICC, стр. 163-166. IEEE, (2002)A Compaction Method for Full Chip VLSI Layouts., , , , и . DAC, стр. 407-412. ACM Press, (1993)Pack instruction generation for media pUsing multi-valued decision diagram., , , , , , и . CODES+ISSS, стр. 154-159. ACM, (2006)A new compilation technique for SIMD code generation across basic block boundaries., , , , , и . ASP-DAC, стр. 101-106. IEEE, (2010)A 2D-SPAD Array and Read-Out AFE for Next-Generation Solid-State LiDAR., , , , , , , , , и 8 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2020)Inter-Frame Smart-Accumulation Technique for Long-Range and High-Pixel Resolution LiDAR., , , и . COOL CHIPS, стр. 1-3. IEEE, (2019)Design and implementation of scalable, transparent threads for multi-core media processor., , , , , , , , , и 3 other автор(ы). DATE, стр. 1035-1039. IEEE, (2009)Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture., , , , , , , , и . ICCD, стр. 2-7. IEEE Computer Society, (2002)