( en | de | ru )

 

Disambiguation of "Kanellopoulos, Konstantinos"

Author of the publication

copydeleteadd this publication to your clipboard
MetaSys: A Practical Open-source Metadata Management System to Implement and Evaluate Cross-layer Optimizations.

, , , , , , , and . ACM Trans. Archit. Code Optim., 19 (2): 26:1-26:29 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Antonios Kanellopoulos

Yiannis Kanellopoulos

Charalambos Konstantin Kanellopoulos

Adriani Ruth Friederike Kanellopoulos

Konstantinos Siantidis

 

Other publications of authors with the same name

MetaSys: A Practical Open-source Metadata Management System to Implement and Evaluate Cross-layer Optimizations., , , , , , , and . ACM Trans. Archit. Code Optim., 19 (2): 26:1-26:29 (2022)CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost., , , , , , , and . HPCA, page 593-612. IEEE, (2024)Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources., , , , , , , and . MICRO, page 1178-1195. ACM, (2023)SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems., , , , , , , , , and 9 other author(s). MICRO, page 282-297. ACM, (2021)Amplifying Main Memory-Based Timing Covert and Side Channels using Processing-in-Memory Operations., , , , , , , , and . CoRR, (2024)Utopia: Fast and Efficient Address Translation via Hybrid Restrictive & Flexible Virtual-to-Physical Address Mappings., , , , , , , , , and 1 other author(s). MICRO, page 1196-1212. ACM, (2023)PiDRAM: An FPGA-based Framework for End-to-end Evaluation of Processing-in-DRAM Techniques., , , , , , and . ISVLSI, page 267-272. IEEE, (2022)BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows., , , , , , , , , and 2 other author(s). HPCA, page 345-358. IEEE, (2021)SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations., , , , , , , , and . MICRO, page 600-614. ACM, (2019)The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework., , , , , , , , , and . ISCA, page 1050-1063. IEEE, (2020)