Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications.

I. Issenin, E. Brockmeyer, B. Durinck, and N. Dutt. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (8): 1439-1452 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Katja Ilyashava

Maxim Ilyasov

Rimma Ilyasova

Ilya Christoffel

Ilya Pavlyukevich

Other publications of authors with the same name

Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications.I. Issenin, E. Brockmeyer, B. Durinck, and N. Dutt. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (8): 1439-1452 (2008)Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications.I. Issenin, and N. Dutt. CODES+ISSS, page 294-299. ACM, (2006)Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures.A. Shrivastava, I. Issenin, N. Dutt, S. Park, and Y. Paek. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (3): 461-465 (2009)Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications.K. Lee, A. Shrivastava, I. Issenin, N. Dutt, and N. Venkatasubramanian. IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1343-1347 (2009)Data Reuse Driven Memory and Network-On-Chip Co-Synthesis.I. Issenin, and N. Dutt. IESS, volume 231 of IFIP Advances in Information and Communication Technology, page 299-312. Springer, (2007)Compiler driven data layout optimization for regular/irregular array access patterns.D. Cho, S. Pasricha, I. Issenin, N. Dutt, Y. Paek, and S. Ko. LCTES, page 41-50. ACM, (2008)Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints.A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau. DATE, page 168-175. IEEE Computer Society, (2002)Compilation techniques for energy reduction in horizontally partitioned cache architectures.A. Shrivastava, I. Issenin, and N. Dutt. CASES, page 90-96. ACM, (2005)Mitigating soft error failures for multimedia applications by selective data protection.K. Lee, A. Shrivastava, I. Issenin, N. Dutt, and N. Venkatasubramanian. CASES, page 411-420. ACM, (2006)Software controlled memory layout reorganization for irregular array access patterns.D. Cho, I. Issenin, N. Dutt, J. Yoon, and Y. Paek. CASES, page 179-188. ACM, (2007)

BibSonomy

Disambiguation of "Issenin, Ilya"