( en | de | ru )

 

Disambiguation of "Patra, Jagdish Chandra"

Author of the publication

copydeleteadd this publication to your clipboard
Development of Laguerre Neural-Network-Based Intelligent Sensors for Wireless Sensor Networks.

, , and . IEEE Trans. Instrum. Meas., 60 (3): 725-734 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jagdish Chandra Joshi

Kishore Chandra Patra Kosala

Cecilia-Carmen Patrascan

Jagdish Ramakrishnan

Patra Charalampaki

 

Other publications of authors with the same name

An Improved SVD-Based Watermarking Technique for Image and Document Authentication., , , and . APCCAS, page 1984-1987. IEEE, (2006)Chebyshev Functional Link Neural Network-based modeling and experimental verification for photovoltaic arrays., , and . IJCNN, page 1-8. IEEE, (2012)DNA Microarray Data Analysis: Effective Feature Selection for Accurate Cancer Classification., , , and . IJCNN, page 260-265. IEEE, (2007)A novel digital image watermarking scheme using blind source separation., , and . ICIP, page 2649-2652. IEEE, (2004)An intelligent pressure sensor using neural networks., , and . IEEE Trans. Instrumentation and Measurement, 49 (4): 829-834 (2000)Estimation of external quantum efficiency for multi-junction solar cells under influence of charged particles using artificial neural networks., , and . SMC, page 465-470. IEEE, (2011)Genome-wide inferring gene-phenotype relationship by walking on the heterogeneous network., and . Bioinform., 26 (9): 1219-1224 (2010)Artificial neural networks-based approach to design ARIs using QSAR for diabetes mellitus., and . J. Comput. Chem., 30 (15): 2494-2508 (2009)Efficient Systolic Designs for 1- and 2-Dimensional DFT of General Transform-Lengths for High-Speed Wireless Communication Applications., , and . J. Signal Process. Syst., 60 (1): 1-14 (2010)The design of multiplierless FIR filters with a minimum adder step and reduced hardware complexity., , and . ISCAS, IEEE, (2006)