( en | de | ru )

 

Disambiguation of "Silvano, Cristina"

Author of the publication

copydeleteadd this publication to your clipboard
A Tile-based Fused-layer CNN Accelerator for FPGAs.

, , and . ICECS, page 1-4. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Silvano Reiser

Silvano Reiser

Silvano Villa

Silvano Möckli

Silvano Longo

 

Other publications of authors with the same name

Decision-theoretic exploration of multiProcessor platforms., , , and . CODES+ISSS, page 205-210. ACM, (2006)Fast system-level exploration of memory architectures driven by energy-delay metrics., , , and . ISCAS (4), page 502-505. IEEE, (2001)DeSpErate: Speeding-up design space exploration by using predictive simulation scheduling., , , and . DATE, page 1-4. European Design and Automation Association, (2014)Multi-processor system-on-chip Design Space Exploration based on multi-level modeling techniques., , , and . ICSAMOS, page 118-124. IEEE, (2009)Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors., , , and . ICSAMOS, page 144-151. IEEE, (2006)A monitoring system for NoCs., , and . NoCArc@MICRO, page 25-30. ACM, (2010)A Methodology for the Efficient Architectural Exploration of Energy-Delay Trade-offs for Embedded Systems., , , , , and . SAC, page 672-678. ACM, (2003)A design framework to efficiently explore energy-delay tradeoffs., , , and . CODES, page 260-265. ACM, (2001)Power optimization of system-level address buses based on software profiling., , , and . CODES, page 29-33. ACM, (2000)Power-aware branch prediction techniques: a compiler-hints based approach for VLIW processors., , , , , and . ACM Great Lakes Symposium on VLSI, page 440-443. ACM, (2004)