( en | de | ru )

 

Disambiguation of "Sapatnekar, Sachin S."

Author of the publication

copydeleteadd this publication to your clipboard
Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (10): 1237-1248 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sachin Arora

Sachin Deshmukh

Sachin Kinge

Sachin Chhatwani

Sachin Kumar

 

Other publications of authors with the same name

Placement and Routing in 3D Integrated Circuits., , , , , , and . IEEE Des. Test Comput., 22 (6): 520-531 (2005)A systematic approach for analyzing and optimizing cell-internal signal electromigration., , , , and . ICCAD, page 486-491. IEEE, (2014)Reducing the signal Electromigration effects on different logic gates by cell layout optimization., , , , , and . LASCAS, page 1-4. IEEE, (2015)A survey on multi-net global routing for integrated circuits., and . Integr., 31 (1): 1-49 (2001)Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (10): 1237-1248 (1996)A practical methodology for early buffer and wire resource allocation., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (5): 573-583 (2003)MINFLOTRANSIT: min-cost flow based transistor sizing tool., , and . DAC, page 649-664. ACM, (2000)Designing optimized pipelined global interconnects: algorithms and methodology impact., and . ISCAS (1), page 608-611. IEEE, (2005)An efficient technology mapping algorithm targeting routing congestion under delay constraints., , , and . ISPD, page 137-144. ACM, (2005)A fast algorithm for power grid design., and . ISPD, page 70-77. ACM, (2005)