( en | de | ru )

 

Disambiguation of "Kornijcuk, Vladimir"

Author of the publication

copydeleteadd this publication to your clipboard
TS-EFA: Resource-efficient High-precision Approximation of Exponential Functions Based on Template-scaling Method.

, , and . ISQED, page 358-363. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vladimir Milutinovi

Vladimir Spokoiny

Vladimir Bondarev

Vladimir Borisov

Vladimir Dyakonov

 

Other publications of authors with the same name

Recent Progress in Real-Time Adaptable Digital Neuromorphic Hardware., and . Adv. Intell. Syst., 1 (6): 1900030 (2019)TS-EFA: Resource-efficient High-precision Approximation of Exponential Functions Based on Template-scaling Method., , and . ISQED, page 358-363. IEEE, (2020)Optimal Distribution of Spiking Neurons Over Multicore Neuromorphic Processors., , , , and . IEEE Access, (2020)A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications., , , , , , , , , and 21 other author(s). ISSCC, page 1-3. IEEE, (2022)Markov Chain Hebbian Learning Algorithm With Ternary Synaptic Units., , , , , , , , and . IEEE Access, (2019)Hardware-Efficient Emulation of Leaky Integrate-and-Fire Model Using Template-Scaling-Based Exponential Function Approximation., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (1): 350-362 (2021)System Architecture and Software Stack for GDDR6-AiM., , , , , , , , , and 31 other author(s). HCS, page 1-25. IEEE, (2022)Pointer Based Routing Scheme for On-chip Learning in Neuromorphic Systems., and . IJCNN, page 1-6. IEEE, (2018)A 1ynm 1.25V 8Gb 16Gb/s/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Application., , , , , , , , , and 27 other author(s). IEEE J. Solid State Circuits, 58 (1): 291-302 (2023)FPGA implementation of sequence-to-sequence predicting spiking neural networks., , , and . ISOCC, page 322-323. IEEE, (2020)