Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Comparing Energy, Area, Delay Tradeoffs in Going Vertical with CMOS and Asymmetric HTFETs.

M. Kim, W. Cane-Wissing, J. Sampson, S. Datta, V. Narayanan, and S. Gupta. ISVLSI, page 303-308. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ashutosh Kumar Gupta

Ajay Kumar Gupta

Manoj Kumar Gupta

Rajender Kumar Gupta

Surender Kumar Gupta

Other publications of authors with the same name

Device/circuit interactions at 22nm technology node.K. Roy, J. Kulkarni, and S. Gupta. DAC, page 97-102. ACM, (2009)High-performance low-energy STT MRAM based on balanced write scheme.D. Lee, S. Gupta, and K. Roy. ISLPED, page 9-14. ACM, (2012)ROBIN: Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support.S. Srinivasa, A. Ramanathan, X. Li, W. Chen, S. Gupta, M. Chang, S. Ghosh, J. Sampson, and V. Narayanan. IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (7): 2533-2545 (2019)Read-enhanced spin memories augmented by phase transition materials (Invited).A. Aziz, and S. Gupta. MWSCAS, page 993-996. IEEE, (2017)Independently-Controlled-Gate FinFET 6T SRAM Cell Design for Leakage Current Reduction and Enhanced Read Access Speed.K. Ma, H. Liu, Y. Xiao, Y. Zheng, X. Li, S. Gupta, Y. Xie, and V. Narayanan. ISVLSI, page 296-301. IEEE Computer Society, (2014)An area efficient low-voltage 6-T SRAM cell using stacked silicon nanowires.Y. Huang, M. Chiang, S. Wang, and S. Gupta. ICICDT, page 117-120. IEEE, (2018)Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits.X. Yin, A. Aziz, J. Nahas, S. Datta, S. Gupta, M. Niemier, and X. Hu. ICCAD, page 121. ACM, (2016)FeFET-Based Synaptic Cross-Bar Arrays for Deep Neural Networks: Impact of Ferroelectric Thickness on Device-Circuit Non-Idealities and System Accuracy.C. Wang, J. Victor, A. Saha, X. Chen, M. Si, T. Sharma, K. Roy, P. Ye, and S. Gupta. DRC, page 1-2. IEEE, (2023)2- Transistor Schmitt Trigger based on 2D Electrostrictive Field Effect Transistors.N. Thakuria, D. Schulman, S. Das, and S. Gupta. DRC, page 1-2. IEEE, (2018)Insinhts on the DC Characterization of Ferroelectric Field-Effect-Transistors.M. Jerry, J. Smith, K. Ni, A. Saha, S. Gupta, and S. Datta. DRC, page 1-2. IEEE, (2018)

BibSonomy

Disambiguation of "Gupta, Sumeet Kumar"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Comparing Energy, Area, Delay Tradeoffs in Going Vertical with CMOS and Asymmetric HTFETs.

Please choose a person to relate this publication to

Ashutosh Kumar Gupta

Ajay Kumar Gupta

Manoj Kumar Gupta

Rajender Kumar Gupta

Surender Kumar Gupta

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Gupta, Sumeet Kumar"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Comparing Energy, Area, Delay Tradeoffs in Going Vertical with CMOS and Asymmetric HTFETs.

Please choose a person to relate this publication to

Ashutosh Kumar Gupta

Ajay Kumar Gupta

Manoj Kumar Gupta

Rajender Kumar Gupta

Surender Kumar Gupta

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Comparing Energy, Area, Delay Tradeoffs in Going Vertical with CMOS and Asymmetric HTFETs.