Author of the publication

Hardware Trojan Designs Based on High-Low Probability and Partitioned Combinational Logic With a Malicious Reset Signal.

, , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (6): 2152-2156 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

NBLG: A Robust Legalizer for Mixed-Cell-Height Modern Design., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 4681-4693 (2022)High Parallel VLSI Architecture Design of BPC in JPEG2000., , and . ASICON, page 1-4. IEEE, (2019)Optimization of QDR SRAM Controller in Network Processor., , , , and . ISCID (1), page 254-257. IEEE Computer Society, (2011)Detailed Routing Short Violation Prediction Using Graph-Based Deep Learning Model., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (2): 564-568 (2022)Hardware Trojan Designs Based on High-Low Probability and Partitioned Combinational Logic With a Malicious Reset Signal., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (6): 2152-2156 (2021)A local congestion elimination technique driven by overflow., , , , and . IEICE Electron. Express, 17 (17): 20200232 (2020)A monopulse scheme in Radar angle-measurement based on Beam-Comparison., , and . CISP-BMEI, page 1263-1267. IEEE, (2016)