( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Self-adaptive loop for CPSs: is the Dynamic Partial Reconfiguration profitable?

, , и . MECO, стр. 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Matias Valente

Ana Valente

Christian Valente

Patrick Valente

Giacomo Ricciarelli

 

Другие публикации лиц с тем же именем

Work-In-Progress: Cyber-Physical Systems and Dynamic Partial Reconfiguration Scalability: opportunities and challenges., и . RTSS, стр. 399-402. IEEE, (2020)HEPSIM: An ESL HW/SW co-simulator/analysis tool for heterogeneous parallel embedded systems., , , и . MECO, стр. 1-6. IEEE, (2018)Time Bands: A Software Approach for Timing Analysis on Resource Constrained Systems., , и . ICPE, стр. 161-162. ACM, (2017)An Intelligent Informative Totem Application Based on Deep CNN in Edge Regime., , и . ApplePies, том 627 из Lecture Notes in Electrical Engineering, стр. 191-198. Springer, (2019)Run-time Monitoring and Trace Analysis Methodology for Component-based Embedded Systems Design Flow., , , , , и . DSD, стр. 117-125. IEEE, (2020)Criticality-driven Design Space Exploration for Mixed-Criticality Heterogeneous Parallel Embedded Systems., , и . PARMA-DITAM@HiPEAC, стр. 63-68. ACM, (2018)A HW/SW unified approach for embedded systems monitoring.. University of L'Aquila, Italy, (2017)Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project., , , , , , , , , и 1 other автор(ы). DSD, стр. 741-747. IEEE, (2022)SystemC-based Co-Simulation/Analysis for System-Level Hardware/Software Co-Design., , , и . Comput. Electr. Eng., (сентября 2023)Layering the monitoring action for improved flexibility and overhead control: work-in-progress., , , и . CODES+ISSS, стр. 18-20. IEEE, (2020)