( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
TAFA: Design Automation of Analog Mixed-Signal FIR Filters Using Time Approximation Architecture.

, , , , , и . ASP-DAC, стр. 526-531. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shiyu Zhang

Shiyu Song

Shiyu Yang

Hua Su

Ping Su

 

Другие публикации лиц с тем же именем

A 12 bit 1 GS/s Dual-Rate Hybrid DAC With an 8 GS/s Unrolled Pipeline Delta-Sigma Modulator Achieving > 75 dB SFDR Over the Nyquist Band., , , и . IEEE J. Solid State Circuits, 50 (4): 896-907 (2015)10.2 A SAW-Less Direct-Digital RF Modulator with Tri-Level Time-Approximation Filter and Reconfigurable Dual-Band Delta-Sigma Modulation., и . ISSCC, стр. 174-176. IEEE, (2020)A 2GS/s 8.5-Bit Time-Based ADC using a Segmented Stochastic Flash TDC., , и . CICC, стр. 1-2. IEEE, (2023)TAFA: Design Automation of Analog Mixed-Signal FIR Filters Using Time Approximation Architecture., , , , , и . ASP-DAC, стр. 526-531. IEEE, (2022)From Specification to Silicon: Towards Analog/Mixed-Signal Design Automation using Surrogate NN Models with Transfer Learning., , , , , , , , , и 5 other автор(ы). ICCAD, стр. 1-9. IEEE, (2021)Analog Kalman Filter with Integration and Digitization via a Shared Thyristor-Based VCO for Sensor Fusion in 65 nm CMOS., , , , , , , , , и 2 other автор(ы). ESSCIRC, стр. 213-216. IEEE, (2023)A 12-bit hybrid DAC with 8GS/s unrolled pipeline delta-sigma modulator achieving >75dB SFDR over 500MHz in 65nm CMOS., , , и . VLSIC, стр. 1-2. IEEE, (2014)A cost-efficient fully synthesizable stochastic time-to-digital converter design based on integral nonlinearity scrambling., , и . DAC, стр. 1021-1026. ACM, (2022)Circuit Connectivity Inspired Neural Network for Analog Mixed-Signal Functional Modeling., , , , , и . DAC, стр. 505-510. IEEE, (2021)Synthesizable 10-bit Stochastic TDC Using Common-Mode Time Dithering and Passive Approximate Adder with 0.012mm2 Active Area in 12nm FinFET., , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2024)