( en | de | ru )

 

Disambiguation of "Jabir, Abusaleh M."

Author of the publication

copydeleteadd this publication to your clipboard
A dynamically error correctable bit parallel Montgomery multiplier over binary extension fields.

, , , and . ECCTD, page 600-603. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jabir Mohsin Jabir

Nizar Jabir

Sarah Jabir

Jabir Shanshool

Shaikha Al-Jabir

 

Other publications of authors with the same name

Parasitic effects on memristive logic architecture., , , and . PATMOS, page 1-5. IEEE, (2017)MODD: A New Decision Diagram and Representation for Multiple Output Binary Functions., and . DATE, page 1388-1389. IEEE Computer Society, (2004)Analytic models for crossbar read operation., , , , and . IOLTS, page 3-4. IEEE, (2016)MODD for CF: a representation for fast evaluation of multiple-output functions., , , and . HLDVT, page 61-66. IEEE Computer Society, (2004)Analytic models for crossbar write operation., , , and . ISED, page 313-317. IEEE, (2016)High level abstraction of memristor model for neural network simulation., , , and . ISED, page 318-322. IEEE, (2016)Reliable gas sensing with memristive array., , , , , and . IOLTS, page 244-246. IEEE, (2017)Derivation of Reduced Test Vectors for Bit-Parallel Multipliers over GF(2^m)., , , and . IEEE Trans. Computers, 57 (9): 1289-1294 (2008)C-testable S-box implementation for secure advanced encryption standard., , , and . IOLTS, page 210-211. IEEE Computer Society, (2009)BCH code based multiple bit error correction in finite field multiplier circuits., , , , and . ISQED, page 615-620. IEEE, (2011)