( en | de | ru )

 

Disambiguation of "Wang, Keh-Chung"

Author of the publication

copydeleteadd this publication to your clipboard
Reliability Assessment for an In-3D-NAND Approximate Searching Solution.

, , , , , , , and . IRPS, page 1-6. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chung-su Wang

Wei-chung Wang

Shih Chung Wang

Didier Keh

Didier Keh

 

Other publications of authors with the same name

Write-In-Place Operation and It's Advantages to Upgrade the 3D AND-type Flash Memory Performances., , , , , and . IMW, page 1-4. IEEE, (2021)3D-NAND based Filtering Cube with High Resolution 2D Query and Tunable Feature Length for Computational SSD., , , , , , , , , and . IMW, page 1-4. IEEE, (2024)ICE: An Intelligent Cognition Engine with 3D NAND-based In-Memory Computing for Vector Similarity Search Acceleration., , , , , , , , , and 11 other author(s). MICRO, page 763-783. IEEE, (2022)NOR Flash-based Multilevel In-Memory-Searching Architecture for Approximate Computing., , , , , , , and . IMW, page 1-4. IEEE, (2022)A Simulation Study of Scaling Capability toward 10nm for the 3D Stackable Gate-Controlled Thyristor (GCT) DRAM Device., , , , and . IMW, page 1-4. IEEE, (2023)SLC and MLC In-Memory-Approximate-Search Solutions in Commercial 48-layer and 96-layer 3D-NAND Flash Memories., , , , , , , , , and 1 other author(s). IMW, page 1-4. IEEE, (2023)A 512Gb In-Memory-Computing 3D-NAND Flash Supporting Similar-Vector-Matching Operations on Edge-AI Devices., , , , , , , , , and 9 other author(s). ISSCC, page 138-140. IEEE, (2022)Robust Brain-Inspired Computing: On the Reliability of Spiking Neural Network Using Emerging Non-Volatile Synapses., , , , , , and . IRPS, page 1-8. IEEE, (2021)Multi-Gate Access Transistor to Minimize GIDL Leakage Current for Scaling 2-tier Stacked 4F2 DRAM Below Equivalent 10nm Node., , , , and . IMW, page 1-4. IEEE, (2024)Improved 3D DRAM Design Based on Gate-Controlled Thyristor Featuring Two Asymmetrical Horizontal WL's and Vertical BL for Better Cell Size Scaling and Array Selection., , , , , and . IMW, page 1-4. IEEE, (2024)