Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design and Implementation of Reversible Logic based RGB to Gray scale Color Space Converter.

S. Raveendran, P. Edavoor, N. Kumar, and M. Vasantha. TENCON, page 1813-1817. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Norbert J J Bock

Heinrich J J Mieschendahl

J J M Ramakers

Ulrich J J Longerich

Other publications of authors with the same name

A Novel Design of Symmetric Daub-4 Wavelet Filter Bank for Image Analysis.A. Samantaray, P. Edavoor, and A. Rahulkar. IEEE Trans. Circuits Syst. II Express Briefs, 69 (9): 3949-3953 (2022)Design and implementation of PID controller based on orthogonal wavelet filter-banks in FPGA.P. Das, P. Edavoor, S. Raveendran, S. Rathore, and A. Rahulkar. ISED, page 1-6. IEEE, (2017)FPGA realisation of PSNR and BPP driven Adaptive Compression and Encryption Algorithm for RGB Images.P. Edavoor, S. Raveendran, A. V., S. P., K. Nithin, and M. Vasantha. ICCCNT, page 35:1-35:6. ACM, (2016)A SIMD Dynamic Fixed Point Processing Engine for DNN Accelerators.G. Raut, P. Edavoor, D. Selvakumar, and R. Thakur. ISQED, page 1-8. IEEE, (2024)Design and Implementation of Reversible Logic based RGB to Gray scale Color Space Converter.S. Raveendran, P. Edavoor, N. Kumar, and M. Vasantha. TENCON, page 1813-1817. IEEE, (2018)Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic.S. Raveendran, P. Edavoor, N. Balachandra, and M. Vasantha. IEEE Access, (2021)An Approximate Low-Power Lifting Scheme Using Reversible Logic.S. Raveendran, P. Edavoor, N. Kumar, and M. Vasantha. IEEE Access, (2020)An efficient approach for design and testing of FPGA programming using Lab VIEW.B. Reddy, N. Suresh, J. Ramesh, T. Pavithra, Y. Bahulya, P. Edavoor, and S. Ram. ICACCI, page 543-548. IEEE, (2015)Design and Analysis of Posit Quire Processing Engine for Neural Network Applications.P. Edavoor, A. Raveendran, D. Selvakumar, V. Desalphine, S. Dharani, and G. Raut. VLSID, page 252-257. IEEE, (2023)A New Approach to the Design and Implementation of a Family of Multiplier Free Orthogonal Wavelet Filter Banks.A. Samantaray, P. Edavoor, and A. Rahulkar. IEEE Trans. Circuits Syst. Video Technol., 32 (4): 1942-1954 (2022)

BibSonomy

Disambiguation of "Edavoor, Pranose J."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design and Implementation of Reversible Logic based RGB to Gray scale Color Space Converter.

Please choose a person to relate this publication to

Norbert J J Bock

Heinrich J J Mieschendahl

J J M Ramakers

Ulrich J J Longerich

Ulrich J J Longerich

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Edavoor, Pranose J."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Design and Implementation of Reversible Logic based RGB to Gray scale Color Space Converter.

Please choose a person to relate this publication to

Norbert J J Bock

Heinrich J J Mieschendahl

J J M Ramakers

Ulrich J J Longerich

Ulrich J J Longerich

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design and Implementation of Reversible Logic based RGB to Gray scale Color Space Converter.