( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors.

, , и . IEEE Trans. Computers, 64 (9): 2460-2475 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Thay Kong

Xiangqing Kong

Seunghyun Kong

Ping Kong

Deming Kong

 

Другие публикации лиц с тем же именем

An efficient trade-off between yield and energy for eDRAM caches under process variations., и . Microprocess. Microsystems, (2017)Selective wordline voltage boosting for caches to manage yield under process variations., , , , и . DAC, стр. 57-62. ACM, (2009)Exploiting narrow-width values for process variation-tolerant 3-D microprocessors., и . DAC, стр. 1197-1206. ACM, (2012)Security Issues in Situational Awareness: Adversarial Threats and Mitigation Techniques., , , , и . IEEE Secur. Priv., 20 (4): 51-60 (2022)AMBITION: Ambient Temperature Aware VM Allocation for Edge Data Centers., , , , и . IEEE Access, (2023)Low-power resource binding by postsilicon customization., , и . ACM Trans. Design Autom. Electr. Syst., 18 (2): 26:1-26:22 (2013)Architecting large-scale SRAM arrays with monolithic 3D integration., , и . ISLPED, стр. 1-6. IEEE, (2017)Recent thermal management techniques for microprocessors., , и . ACM Comput. Surv., 44 (3): 13:1-13:42 (2012)Process variation-tolerant 3D microprocessor design: An efficient architectural solution., и . ICICDT, стр. 45-48. IEEE, (2013)Processor-Based Strong Physical Unclonable Functions With Aging-Based Response Tuning., и . IEEE Trans. Emerg. Top. Comput., 2 (1): 16-29 (2014)