( en | de | ru )

 

Disambiguation of "Rijpkema, Edwin"

Author of the publication

copydeleteadd this publication to your clipboard
Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach.

, , , , and . DATE, page 764-769. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Joseph Edwin

Edwin Schulz

Edwin Kemper

Edwin Koch

Edwin Leyh

 

Other publications of authors with the same name

An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration., , , , and . DATE, page 878-883. IEEE Computer Society, (2004)A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification., , , , , and . DATE, page 1182-1187. IEEE Computer Society, (2005)Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach., , , , and . DATE, page 764-769. IEEE Computer Society, (2004)A strategy for determining a Jacobi specific dataflow processor., , , and . ASAP, page 53-. IEEE Computer Society, (1997)Deadlock Prevention in the Æthereal Protocol., , , , , and . CHARME, volume 3725 of Lecture Notes in Computer Science, page 345-348. Springer, (2005)An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (1): 4-17 (2005)Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip., , , , , , and . DATE, page 10350-10355. IEEE Computer Society, (2003)Guaranteeing the Quality of Services in Networks on Chip., , , , , , , and . Networks on Chip, Kluwer / Springer, (2003)Compaan: deriving process networks from Matlab for embedded signal processing architectures., , and . CODES, page 13-17. ACM, (2000)Translating Imperative Affine Nested Loop Programs into Process Networks., , and . Embedded Processor Design Challenges, volume 2268 of Lecture Notes in Computer Science, page 89-111. Springer, (2002)