( en | de | ru )

 

Disambiguation of "Feliu, Josué"

Author of the publication

copydeleteadd this publication to your clipboard
The Forward Slice Core: A High-Performance, Yet Low-Complexity Microarchitecture.

, , , and . ACM Trans. Archit. Code Optim., 19 (2): 17:1-17:25 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Josué Salgado

Josué Carrillo

Jesús González-Feliu

Josue Ela Soua

 

Other publications of authors with the same name

The Forward Slice Core: A High-Performance, Yet Low-Complexity Microarchitecture., , , and . ACM Trans. Archit. Code Optim., 19 (2): 17:1-17:25 (2022)A Neural Network to Estimate Isolated Performance from Multi-Program Execution., , , , and . PDP, page 63-66. IEEE, (2022)The Forward Slice Core Microarchitecture., , , and . PACT, page 361-372. ACM, (2020)ITSLF: Inter-Thread Store-to-Load Forwardingin Simultaneous Multithreading., , , and . MICRO, page 1296-1308. ACM, (2021)Rebasing Microarchitectural Research with Industry Traces., , , and . IISWC, page 100-114. IEEE, (2023)Addressing Fairness in SMT Multicores with a Progress-Aware Scheduler., , , and . IPDPS, page 187-196. IEEE Computer Society, (2015)Thread-to-Core Allocation in ARM Processors Building Synergistic Pairs., , , , and . PACT, page 335-336. IEEE, (2023)Bandwidth-Aware Dynamic Prefetch Configuration for IBM POWER8., , , , and . IEEE Trans. Parallel Distributed Syst., 31 (8): 1970-1982 (2020)L1-bandwidth aware thread allocation in multicore SMT processors., , , and . PACT, page 123-132. IEEE Computer Society, (2013)Addressing bandwidth contention in SMT multicores through scheduling., , , and . ICS, page 167. ACM, (2014)