( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
DynaPlasia: An eDRAM In-Memory-Computing-Based Reconfigurable Spatial Accelerator with Triple-Mode Cell for Dynamic Resource Switching.

, , , , , , , , и . ISSCC, стр. 256-257. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Um pati

Mi-Suk Um

Umbo

Marija Umiljenovic

Hans Umbreit

 

Другие публикации лиц с тем же именем

Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation., , , , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)A 5.99 TFLOPS/W Heterogeneous CIM-NPU Architecture for an Energy Efficient Floating-Point DNN Acceleration., , , , , , и . ISCAS, стр. 1-4. IEEE, (2023)A 3.8-mW 1.9-mΩ/√Hz Electrical Impedance Tomography IC With High Input Impedance and Loading Effect Calibration for 3-D Early Breast Cancer Detect System., , и . IEEE J. Solid State Circuits, 59 (7): 2019-2028 (июля 2024)DynaPlasia: An eDRAM In-Memory Computing-Based Reconfigurable Spatial Accelerator With Triple-Mode Cell., , , , , , , , и . IEEE J. Solid State Circuits, 59 (1): 102-115 (января 2024)A 3.8 mW 1.9 m Ω/√Hz Electrical Impedance Tomography Imaging with 28.4 M Ω High Input Impedance and Loading Calibration., , и . ESSCIRC, стр. 357-360. IEEE, (2023)A 332 TOPS/W Input/Weight-Parallel Computing-in-Memory Processor with Voltage-Capacitance-Ratio Cell and Time-Based ADC., , , , , и . ISCAS, стр. 1-5. IEEE, (2023)A 9.6 mW/Ch 10 MHz Wide-bandwidth Electrical Impedance Tomography IC with Accurate Phase Compensation for Breast Cancer Detection., , , , , , , и . CICC, стр. 1-4. IEEE, (2020)A Reconfigurable 1T1C eDRAM-based Spiking Neural Network Computing-In-Memory Processor for High System-Level Efficiency., , , , , , , и . ISCAS, стр. 1-5. IEEE, (2023)DynaPlasia: An eDRAM In-Memory-Computing-Based Reconfigurable Spatial Accelerator with Triple-Mode Cell for Dynamic Resource Switching., , , , , , , , и . ISSCC, стр. 256-257. IEEE, (2023)NoPIM: Functional Network-on-Chip Architecture for Scalable High-Density Processing-in-Memory-based Accelerator., , , , , , и . COOL CHIPS, стр. 1-3. IEEE, (2024)