( en | de | ru )

 

Disambiguation of "Matteo, Stefano Di"

Author of the publication

copydeleteadd this publication to your clipboard
Crypto Accelerators for Power-Efficient and Real-Time on-Chip Implementation of Secure Algorithms.

, , , , , and . ICECS, page 775-778. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andrea Di Stefano

Stefano Di Renzo

Matteo Di Piazza

Luigi Di Matteo

Pietro Di Stefano

 

Other publications of authors with the same name

A RISC-V Post Quantum Cryptography Instruction Set Extension for Number Theoretic Transform to Speed-Up CRYSTALS Algorithms., , , , , and . IEEE Access, (2021)Cycle-Accurate Verification of the Cryptographic Co-Processor for the European Processor Initiative., , , , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 378-385. Springer, (2023)CRFlex: A Flexible and Configurable Cryptographic Hardware Accelerator for AES Block Cipher Modes., , , , , , and . ApplePies, volume 866 of Lecture Notes in Electrical Engineering, page 31-38. Springer, (2021)Design and Test of an Integrated Random Number Generator with All-Digital Entropy Source., , , , and . Entropy, 24 (2): 139 (2022)Design and Evaluation of a Peripheral for Integrity Checking to Improve RAS in RISC-V Architectures., , , , and . SEEDA-CECNSM, page 1-6. IEEE, (2023)CRYPHTOR: A Memory-Unified NTT-Based Hardware Accelerator for Post-Quantum CRYSTALS Algorithms., , and . IEEE Access, (2024)HW-SW Interface Design and Implementation for Error Logging and Reporting for RAS Improvement., , , and . IEEE Access, (2024)A PUF-Based Secure Boot for RISC-V Architectures., , , , , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 87-94. Springer, (2023)RTL Flow for the Power Side-Channel Resilience Assessment of a Post-Quantum SHA-3 Accelerator., , , , and . MOCAST, page 1-5. IEEE, (2024)Design and Implementation on FPGA of a HW Accelerator for Post-Quantum RLWE Polynomial Operations., , and . ApplePies, volume 1036 of Lecture Notes in Electrical Engineering, page 57-64. Springer, (2022)