Author of the publication

Circuit Level Reliability Analysis of Cu Interconnects.

, , , and . ISQED, page 238-243. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (4): 647-658 (2011)Design tool and methodologies for interconnect reliability analysis in integrated circuits.. Massachusetts Institute of Technology, Cambridge, MA, USA, (2004)ndltd.org (oai:dspace.mit.edu:1721.1/26722).Circuit Level Reliability Analysis of Cu Interconnects., , , and . ISQED, page 238-243. IEEE Computer Society, (2004)STT-Based Non-Volatile Logic-in-Memory Framework., , and . Field-Coupled Nanocomputing, volume 8280 of Lecture Notes in Computer Science, Springer, (2014)Die/wafer stacking with reciprocal design symmetry (RDS) for mask reuse in three-dimensional (3D) integration technology., , , and . ISQED, page 569-575. IEEE Computer Society, (2009)A Built-In Self-Test Scheme for Soft Error Rate Characterization., , and . IOLTS, page 65-70. IEEE Computer Society, (2008)Technology, CAD tools, and designs for emerging 3D integration technology., , and . ACM Great Lakes Symposium on VLSI, page 1-2. ACM, (2008)A 180 Kbit Embeddable MRAM Memory Module., , , , , , , and . IEEE J. Solid State Circuits, 43 (8): 1826-1834 (2008)A Comprehensive Layout Methodology and Layout-Specific Circuit Analyses for Three-Dimensional Integrated Circuits., , and . ISQED, page 246-251. IEEE Computer Society, (2002)A 180 Kbit Embeddable MRAM Memory Module., , , , , , and . CICC, page 791-794. IEEE, (2007)