( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Active Inference in Hebbian Learning Networks.

, , , , , , , и . IWAI, том 1915 из Communications in Computer and Information Science, стр. 239-253. Springer, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Georges Gielen

Marlis Gielen

Michael E G Kaes

Volker E G Beckmann

G E M Panhuysen

 

Другие публикации лиц с тем же именем

A 42 fJ/Step-FoM Two-Step VCO-Based Delta-Sigma ADC in 40 nm CMOS., и . IEEE J. Solid State Circuits, 50 (3): 714-723 (2015)Efficient Variability-Aware NBTI and Hot Carrier Circuit Reliability Analysis., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (12): 1884-1893 (2010)Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (11): 1627-1640 (2009)Digital ground bounce reduction by supply current shaping and clock frequency Modulation., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (1): 65-76 (2005)Self-adaptive lower confidence bound: A new general and effective prescreening method for Gaussian Process surrogate model assisted evolutionary algorithms., , , и . IEEE Congress on Evolutionary Computation, стр. 1-6. IEEE, (2012)A performance-driven placement tool for analog integrated circuits., , и . IEEE J. Solid State Circuits, 30 (7): 773-780 (июля 1995)Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs., , , , , , , и . IEEE J. Solid State Circuits, 49 (1): 190-201 (2014)Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits., , , , , , и . IEEE J. Solid State Circuits, 37 (11): 1383-1395 (2002)Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (3): 601-610 (2019)High-Level Power Minimization of Analog Sensor Interface Architectures., , и . Integr. Comput. Aided Eng., 5 (4): 303-314 (1998)