( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication.

, , , , и . MICRO, стр. 285-297. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Róisín Healy

Mike Healy

Michael B Hundley

Michael B Hoffmann

Michael B Wellas

 

Другие публикации лиц с тем же именем

Profile-Driven Instruction Mapping for Dataflow Architectures., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 3017-3025 (2006)3D stacking of high-performance processors., , , , , , , , , и . HPCA, стр. 500-511. IEEE Computer Society, (2014)A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design., , , и . MICRO, стр. 3-14. IEEE Computer Society, (2006)CramSim: controller and memory simulator., и . MEMSYS, стр. 83-85. ACM, (2017)Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling., , , и . ASP-DAC, стр. 786-791. IEEE Computer Society, (2007)Microarchitectural floorplanning under performance and thermal tradeoff., , , , , , и . DATE, стр. 1288-1293. European Design and Automation Association, Leuven, Belgium, (2006)Floorplanning challenges in early chip planning., , , , , , и . SoCC, стр. 388-393. IEEE, (2011)Power management of multi-core chips: Challenges and pitfalls., , , , , , , , , и 1 other автор(ы). DATE, стр. 977-982. IEEE, (2012)A unified methodology for power supply noise reduction in modern microarchitecture design., , , и . ASP-DAC, стр. 611-616. IEEE, (2008)Placement for configurable dataflow architecture., , и . ASP-DAC, стр. 1127-1130. ACM Press, (2005)