( en | de | ru )

 

Disambiguation of "Xie, Yizhuang"

Author of the publication

copydeleteadd this publication to your clipboard
A SoPC based Fixed Point System for Spaceborne SAR Real-Time Imaging Processing.

, , , , , and . HPEC, page 1-6. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jian Xie

Yangpei Xie

Zhenwei Xie

Mingliang Xie

Qian Xie

 

Other publications of authors with the same name

Mixed-Precision Quantization for CNN-Based Remote Sensing Scene Classification., , , and . IEEE Geosci. Remote. Sens. Lett., 18 (10): 1721-1725 (2021)Partial Triple Modular Redundancy Method for Fault-Tolerant Circuit based on HITS Algorithm., , , , and . DFT, page 1-4. IEEE, (2023)A new reconfigurable methodology to implement the 8-bit linear quantization for real-time SAR., , , , , , and . ISCIT, page 171-174. IEEE, (2016)Constrained Optimization of FPGA Design for Spaceborne InSAR Processing., , , and . Remote. Sens., 14 (19): 4713 (2022)Spatio-Temporal Pruning for Training Ultra-Low-Latency Spiking Neural Networks in Remote Sensing Scene Classification., , , , , and . Remote. Sens., 16 (17): 3200 (September 2024)A SoPC based Fixed Point System for Spaceborne SAR Real-Time Imaging Processing., , , , , and . HPEC, page 1-6. IEEE, (2018)Efficient and Flexible 2-D Data Controller for SAR Imaging System., , , , , and . HPEC, page 1-6. IEEE, (2018)An FPGA-Based Balanced and High-Efficiency Two-Dimensional Data Access Technology for Real-Time Spaceborne SAR., , , and . CSPS (3), volume 517 of Lecture Notes in Electrical Engineering, page 724-732. Springer, (2018)Soft error mitigation and recovery of SRAM-based FPGAs using brain-inspired hybrid-grained scrubbing mechanism., , , and . Frontiers Comput. Neurosci., (September 2023)Implementation of a radix-2k fixed-point pipeline FFT processor with optimized word length scheme., , , , , , , and . IEICE Electron. Express, 16 (13): 20190181 (2019)