( en | de | ru )

 

Disambiguation of "Amano, Hideharu"

Author of the publication

copydeleteadd this publication to your clipboard
Wavelength Division Multiple Access Ring - Virtual Topology on a Simple Ring Network.

, , and . ISPAN, page 30-36. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hideharu Umehara

Kyoko Amano

Yu Amano

Shun'ichi Amano

 

Other publications of authors with the same name

Power reduction techniques for Dynamically Reconfigurable Processor Arrays., , , , , , , and . FPL, page 305-310. IEEE, (2008)Performance evaluation of WASMII: a data driven computer on a virtual hardware., and . PARLE, volume 694 of Lecture Notes in Computer Science, page 610-621. Springer, (1993)Adaptive Routing on the Recursive Diagonal Torus., , , and . ISHPC, volume 1336 of Lecture Notes in Computer Science, page 171-182. Springer, (1997)A prototype chip of multicontext FPGA with DRAM for virtual hardware., , and . ASP-DAC, page 17-18. ACM, (2001)An LSI implementation of the simple serial synchronized multistage interconnection network., , and . ASP-DAC, page 673-674. IEEE, (1997)A System Delay Monitor Exploiting Automatic Cell-Based Design Flow and Post-Silicon Calibration., , and . MCSoC, page 32-37. IEEE, (2019)Acceleration of ART Algorithm on an FPGA Board with Xilinx SDAccel., and . CANDAR Workshops, page 280-284. IEEE, (2019)Extracting Success from IBM's 20-Qubit Machines Using Error-Aware Compilation., , , , and . ACM J. Emerg. Technol. Comput. Syst., 16 (3): 32:1-32:25 (2020)Low-Latency Low-Energy Memory-Cube Networks using Dual-Voltage Datapaths., , , , , , and . PDP, page 143-147. IEEE, (2021)A Case for Low-Latency Network-on-Chip using Compression Routers., , , and . PDP, page 134-142. IEEE, (2021)