( en | de | ru )

 

Disambiguation of "Datta, Animesh"

Author of the publication

copydeleteadd this publication to your clipboard
Profit Aware Circuit Design Under Process Variations Considering Speed Binning.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (7): 806-815 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Animesh Yadav

Animesh Das

Animesh Patcha

Animesh Bhattacharya

Animesh Garg

 

Other publications of authors with the same name

Quantum Discord in Quantum Information Theory - From Strong Subadditivity to the Mother Protocol., and . TQC, volume 6745 of Lecture Notes in Computer Science, page 188-197. Springer, (2011)An Ontology Based Framework for Domain Analysis of Interactive System., , and . IC3 (1), volume 94 of Communications in Computer and Information Science, page 391-402. Springer, (2010)A low-power clock gating cell optimized for low-voltage operation in a 45-nm technology., and . ISLPED, page 159-164. ACM, (2010)Robust Adaptive Quantum-Limited Super-Resolution Imaging., , , , and . IEEECONF, page 504-508. IEEE, (2022)Entanglement and entangling power of the dynamics in light-harvesting complexes, , , , and . (2009)cite arxiv:0912.0122 Comment: 5 pages, 4 figures.GAARP: A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks., , , and . IEEE Trans. Computers, 54 (6): 752-766 (2005)Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies., , , , and . DATE, page 926-931. IEEE Computer Society, (2005)Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (11): 1957-1966 (2007)A Statistical Approach to Area-Constrained Yield Enhancement for Pipelined Circuits under Parameter Variations., , , and . Asian Test Symposium, page 170-175. IEEE Computer Society, (2005)Yield Prediction of High Performance Pipelined Circuit with Respect to Delay Failures in Sub-100nm Technology., , , and . IOLTS, page 275-280. IEEE Computer Society, (2005)