( en | de | ru )

 

Disambiguation of "Tsai, Chun-Chia"

Author of the publication

copydeleteadd this publication to your clipboard
An Adaptive Rank Selection Method in 3GPP 5G NR Systems.

, , , , and . APSIPA ASC, page 1912-1916. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chia-Chun Lu

Chia-Chun Liang

Chia-chun Gu

Yu-Chun Tsai

Yin-chun Tsai-Stürenberg

 

Other publications of authors with the same name

X-clock routing based on pattern matching., , , , and . SoCC, page 357-360. IEEE, (2008)Coupling aware RLC-based clock routings for crosstalk minimization., , , , and . ISCAS, IEEE, (2006)Antenna Violation Avoidance/Fixing for X-clock routing., , , and . ISQED, page 508-514. IEEE, (2010)A Bisection-Based Power Reduction Design for CMOS Flash Analog-to-Digital converters., , and . Journal of Circuits, Systems, and Computers, 18 (5): 933-945 (2009)An Adaptive Rank Selection Method in 3GPP 5G NR Systems., , , , and . APSIPA ASC, page 1912-1916. IEEE, (2021)A Low Complexity PMI Selection Scheme for 3GPP 5G NR FDD Systems., , , , and . APSIPA ASC, page 1917-1922. IEEE, (2021)An Automatic Router for the Pin Grid Array Package., , , and . ASP-DAC, page 133-136. IEEE Computer Society, (1999)An Even Wiring Approach to the Ball Grid Array Package Routing., , , and . ICCD, page 303-306. IEEE Computer Society, (1999)Post-Routing Double-Via Insertion for X-Architecture Clock Tree Yield Improvement., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (2): 706-716 (2011)GDME: Grey Relational Clustering Applied to a Clock Tree Construction with Zero Skew and Minimal Delay., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (1): 365-374 (2008)