( en | de | ru )

 

Disambiguation of "Aharoni, Merav"

Author of the publication

copydeleteadd this publication to your clipboard
Rectangle Placement for VLSI Testing.

, , , , , and . CPAIOR, volume 9075 of Lecture Notes in Computer Science, page 18-30. Springer, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Josef Aharoni

Bathscheba Aharoni

 

Other publications of authors with the same name

Floorplanning challenges in early chip planning., , , , , , and . SoCC, page 388-393. IEEE, (2011)Solving Constraints on the Invisible Bits of the Intermediate Result for Floating-Point Verification., , , , , and . IEEE Symposium on Computer Arithmetic, page 76-83. IEEE Computer Society, (2005)Rectangle Placement for VLSI Testing., , , , , and . CPAIOR, volume 9075 of Lecture Notes in Computer Science, page 18-30. Springer, (2015)Injecting Floating-Point Testing Knowledge into Test Generators., , , and . Haifa Verification Conference, volume 7261 of Lecture Notes in Computer Science, page 234-241. Springer, (2011)Simulation-Based Verification of Floating-Point Division., , , and . IEEE Trans. Computers, 60 (2): 176-188 (2011)FPgen - a test generation framework for datapath floating-point verification., , , , and . HLDVT, page 17-22. IEEE Computer Society, (2003)Solving Range Constraints for Binary Floating-Point Instructions., , and . IEEE Symposium on Computer Arithmetic, page 158-164. IEEE Computer Society, (2003)Using Graph-Based CSP to Solve the Address Translation Problem., , , , , and . CP, volume 9892 of Lecture Notes in Computer Science, page 843-858. Springer, (2016)Solving Constraints on the Intermediate Result of Decimal Floating-Point Operations., , and . IEEE Symposium on Computer Arithmetic, page 38-45. IEEE Computer Society, (2007)An effective and flexible approach to functional verification of processor families., , , , and . HLDVT, page 93-98. IEEE Computer Society, (2002)