( en | de | ru )

 

Disambiguation of "Bull, David M."

Author of the publication

copydeleteadd this publication to your clipboard
A 0.6V all-digital body-coupled wakeup transceiver for IoT applications.

, , , , and . VLSIC, page 98-. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David M Eche

David M Eche

David M Stec

David M Allen

Udalrich Büll

 

Other publications of authors with the same name

A 1GHz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation., , , and . CICC, page 1-4. IEEE, (2013)A 0.6V all-digital body-coupled wakeup transceiver for IoT applications., , , , and . VLSIC, page 98-. IEEE, (2015)A low-power 1GHz razor FIR accelerator with time-borrow tracking pipeline and approximate error correction in 65nm CMOS., , and . ISSCC, page 428-429. IEEE, (2013)A power-efficient 32b ARM ISA processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation., , , , , and . ISSCC, page 284-285. IEEE, (2010)Error-resilient low-power DSP via path-delay shaping., , , and . DAC, page 1008-1013. ACM, (2011)GeST: An Automatic Framework For Generating CPU Stress-Tests., , , , and . ISPASS, page 1-10. IEEE, (2019)Analysis of adaptive clocking technique for resonant supply voltage noise mitigation., , and . ISLPED, page 128-133. IEEE, (2015)Addressing design margins through error-tolerant circuits., , , , and . DAC, page 11-12. ACM, (2009)Selective time borrowing for DSP pipelines with hybrid voltage control loop., , , and . ASP-DAC, page 763-768. IEEE, (2012)14.6 An all-digital power-delivery monitor for analysis of a 28nm dual-core ARM Cortex-A57 cluster., , , and . ISSCC, page 1-3. IEEE, (2015)