( en | de | ru )

 

Disambiguation of "Levisse, Alexandre"

Author of the publication

copydeleteadd this publication to your clipboard
RRAM-VAC: A Variability-Aware Controller for RRAM-based Memory Architectures.

, , , and . ASP-DAC, page 181-186. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexandre Darmoise

Alexandre Varnek

Alexandre Martins

Alexandre Alexeev

Alexandre Malkov

 

Other publications of authors with the same name

Exploration Methodology for BTI-Induced Failures on RRAM-Based Edge AI Systems., , , and . ICASSP, page 1549-1552. IEEE, (2020)Enabling Optimal Power Generation of Flow Cell Arrays in 3D MPSoCs with On-Chip Switched Capacitor Converters., , , , , and . ISVLSI, page 18-23. IEEE, (2020)Write Termination Circuits for RRAM: A Holistic Approach From Technology to Application Considerations., , , , , , , , , and . IEEE Access, (2020)ALPINE: Analog In-Memory Acceleration With Tight Processor Integration for Deep Learning., , , , , , , , and . IEEE Trans. Computers, 72 (7): 1985-1998 (July 2023)SneakPath compensation circuit for programming and read operations in RRAM-based CrossPoint architectures., , , , and . NVMTS, page 1-4. IEEE, (2015)RRAMSpec: A Design Space Exploration Framework for High Density Resistive RAM., , , , , , , and . SAMOS, volume 11733 of Lecture Notes in Computer Science, page 34-47. Springer, (2019)Bit-Line Computing for CNN Accelerators Co-Design in Edge AI Inference., , , , and . CoRR, (2022)Thermal and Voltage-Aware Performance Management of 3-D MPSoCs With Flow Cell Arrays and Integrated SC Converters., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 2-15 (2023)Functionality Enhanced Memories for Edge-AI Embedded Systems., , , , and . NVMTS, page 1-4. IEEE, (2019)Error Resilient In-Memory Computing Architecture for CNN Inference on the Edge., , , , and . ACM Great Lakes Symposium on VLSI, page 249-254. ACM, (2022)