Author of the publication

SneakPath compensation circuit for programming and read operations in RRAM-based CrossPoint architectures.

, , , , and . NVMTS, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Capacitor-Less CMOS Neuron Circuit for Neuromemristive Networks., , , , and . NEWCAS, page 1-4. IEEE, (2019)Multilevel operation in oxide based resistive RAM with SET voltage modulation., , , , , and . DTIS, page 1-5. IEEE, (2016)Comparison between Lagrangian and mesoscopic Eulerian modelling approaches for inertial particles suspended in decaying isotropic turbulence., , , and . J. Comput. Phys., 227 (13): 6448-6472 (2008)An Augmented OxRAM Synapse for Spiking Neural Network (SNN) Circuits., , , , , and . DTIS, page 1-5. IEEE, (2019)Design of Hybrid CMOS Non-Volatile SRAM Cells in 130nm RRAM Technology., , , and . ICM, page 228-231. IEEE, (2018)Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures., , , , and . NANOARCH, page 7-12. ACM, (2016)High density emerging resistive memories: What are the limits?, , , , and . LASCAS, page 1-4. IEEE, (2017)Single-ended sense amplifier robustness evaluation for OxRRAM technology., , , and . IDT, page 1-5. IEEE, (2013)Switching Event Detection and Self-Termination Programming Circuit for Energy Efficient ReRAM Memory Arrays., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (5): 748-752 (2019)Storage Class Memory with Computing Row Buffer: A Design Space Exploration., , , , , , , , , and . DATE, page 1-6. IEEE, (2021)