( en | de | ru )

 

Disambiguation of "Matsuzawa, Akira"

Author of the publication

copydeleteadd this publication to your clipboard
A CMOS Smart Image Sensor LSI for Focal-Plane Compression.

, , , , , , , and . ASP-DAC, page 339-340. IEEE, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Akira Hayashima

Akira Hori

Akira Satake

Akira Hayashima

Akira Yasui

 

Other publications of authors with the same name

A CMOS Smart Image Sensor LSI for Focal-Plane Compression., , , , , , , and . ASP-DAC, page 339-340. IEEE, (1998)A CMOS direct sampling mixer using Switched Capacitor Filter technique for software-defined radio., , , , and . ASP-DAC, page 103-104. IEEE, (2008)A Study of Stability and Phase Noise of Tail Capacitive-Feedback VCOs., , and . IEICE Trans. Electron., 96-C (4): 577-585 (2013)A 6 bit, 7 mW, 700 MS/s Subranging ADC Using CDAC and Gate-Weighted Interpolation., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (2): 422-433 (2013)22.6 A 2.2GS/s 7b 27.4mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers., , , , and . ISSCC, page 388-389. IEEE, (2014)A tail-current modulated VCO with adaptive-bias scheme., , , and . ASP-DAC, page 36-37. IEEE, (2015)A swing-enhanced current-reuse class-C VCO with dynamic bias control circuits., , , and . ASP-DAC, page 25-26. IEEE, (2014)A noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique., , , , , and . ASP-DAC, page 5-6. IEEE, (2016)An HDL-synthesized injection-locked PLL using LC-based DCO for on-chip clock generation., , , , , , and . ASP-DAC, page 13-14. IEEE, (2017)19.5 An HCI-healing 60GHz CMOS transceiver., , , , , , , , , and 6 other author(s). ISSCC, page 1-3. IEEE, (2015)