Author of the publication

A Power Configurable Block Array Connected in Series as First Prototype Flex Power FPGA Chip.

, , , , , , and . FPT, page 285-288. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Preliminary Evaluation of Flex Power FPGA: A Power Reconfigurable Architecture with Fine Granularity., , , , , , and . IEICE Trans. Inf. Syst., 87-D (8): 2004-2010 (2004)Fully-functional FPGA prototype with fine-grain programmable body biasing., , , , , , and . FPGA, page 73-80. ACM, (2013)Performance and yield enhancement of FPGAs with within-die variation using multiple configurations., , , , , , and . FPGA, page 169-177. ACM, (2007)Evaluation of granularity on threshold voltage control in flex power FPGA., , , , , and . FPT, page 17-24. IEEE, (2006)Preliminary performance analysis of flex power FPGA, a power reconfigurable device with fine granularity., , , , , , and . FPGA, page 257. ACM, (2004)Realization of 0.7-V analog circuits by adaptive-Vt operation of FinFET., , , , , , , , , and 1 other author(s). CICC, page 1-4. IEEE, (2010)Optimization of the Body Bias Voltage Set (BBVS) for Flex Power FPGA., , , , , , and . IEICE Trans. Inf. Syst., 90-D (12): 1947-1955 (2007)0.5V FinFET SRAM with dynamic threshold control of pass gates for salvaging malfunctioned bits., , , , , , , , , and 2 other author(s). ESSCIRC, page 474-477. IEEE, (2010)Impacts of flexible Vth control, low process variability, and steep SS with low on-current of new structure transistors to ultra-low voltage designs., , , , and . IEICE Electron. Express, 12 (15): 20150460 (2015)A Power Configurable Block Array Connected in Series as First Prototype Flex Power FPGA Chip., , , , , , and . FPT, page 285-288. IEEE, (2007)