( en | de | ru )

 

Disambiguation of "Tanigawa, Kazuya"

Author of the publication

copydeleteadd this publication to your clipboard
Unified Data/Instruction Cache with Hierarchical Multi-Port Architecture and Hidden Precharge Pipeline.

, , , , , and . APCCAS, page 1297-1300. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kazuya Yamashita

 

Other publications of authors with the same name

EDA Environment for Evaluating a New Switch-Block-Free Reconfigurable Architecture., , , , , and . ReConFig, page 448-454. IEEE Computer Society, (2011)Design consideration for reconfigurable processor DS-HIE - Trade-off between performance and chip area., and . ISOCC, page 187-190. IEEE, (2011)Exploring compact design on high throughput coarse grained reconfigurable architectures., , , and . FPL, page 543-546. IEEE, (2008)Evaluation of compact high-throughput reconfigurable architecture based on bit-serial computation., and . FPT, page 273-276. IEEE, (2008)A Generalized Execution Model for Programming on Reconfigurable Architectures and an Architecture Supporting the Model., , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 434-443. Springer, (2002)Development of a Trax Artificial Intelligence algorithm using path and edge., , , , and . FPT, page 256-259. IEEE, (2015)Design of superscalar processor with multi-bank register file., , , , , , , and . ISCAS (4), page 3507-3510. IEEE, (2005)Comparison of Bit Serial Computation with Bit Parallel Computation for Reconfigurable Processor., , and . ARC, volume 5992 of Lecture Notes in Computer Science, page 388-393. Springer, (2010)A Physical Design Method for a New Memory-Based Reconfigurable Architecture without Switch Blocks., , , , , and . IEICE Trans. Inf. Syst., 95-D (2): 324-334 (2012)Unified Data/Instruction Cache with Hierarchical Multi-Port Architecture and Hidden Precharge Pipeline., , , , , and . APCCAS, page 1297-1300. IEEE, (2006)