( en | de | ru )

 

Disambiguation of "Weber, Olivier"

Author of the publication

copydeleteadd this publication to your clipboard
Effective work function engineering by sacrificial lanthanum diffusion on HfON-based 14 nm NFET devices.

, , , , , , , , , , , and . ESSDERC, page 246-249. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Olivier Zaro Weber

Olivier Zaro Weber

Christoph Olivier

Olivier Brede

Paul Olivier

 

Other publications of authors with the same name

16MB High Density Embedded PCM macrocell for automotive-grade microcontroller in 28nm FD-SOI, featuring extension to 24MB for Over-The-Air software update., , , , , , , , , and 13 other author(s). VLSI Circuits, page 1-2. IEEE, (2021)Embedded PCM macro for automotive-grade microcontroller in 28nm FD-SOI., , , , , , , , , and 14 other author(s). VLSI Circuits, page 204-. IEEE, (2019)Impact of a 10nm Ultra-Thin BOX (UTBOX) and Ground Plane on FDSOI devices for 32nm node and below., , , , , , , , , and 21 other author(s). ESSCIRC, page 88-91. IEEE, (2009)Variability of planar Ultra-Thin Body and Buried oxide (UTBB) FDSOI MOSFETs., , , , , and . ICICDT, page 1-4. IEEE, (2014)28nm FDSOI Platform with Embedded PCM for IoT, ULP, Digital, Analog, Automotive and others Applications., , , , , and . ESSDERC, page 7-10. IEEE, (2019)Improving Ge-rich GST ePCM reliability through BEOL engineering., , , , , , , , , and 27 other author(s). ESSDERC, page 231-234. IEEE, (2021)An 18nm ePCM with BJT selector NVM design for advanced microcontroller applications., , , , , , , and . IMW, page 1-4. IEEE, (2023)28nm FDSOI technology sub-0.6V SRAM Vmin assessment for ultra low voltage applications., , , , , , , , , and 11 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)Static and dynamic power management in 14nm FDSOI technology., , , and . ICICDT, page 1-4. IEEE, (2015)Strain and layout management in dual channel (sSOI substrate, SiGe channel) planar FDSOI MOSFETs., , , , , , , , , and 17 other author(s). ESSDERC, page 106-109. IEEE, (2014)