( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
KLOVER: A Symbolic Execution and Automatic Test Generation Tool for C++ Programs.

, , и . CAV, том 6806 из Lecture Notes in Computer Science, стр. 609-615. Springer, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michael Ghosh

Subhajit Ghosh

Arabinda Ghosh

Arabinda Ghosh

Rajat Ghosh

 

Другие публикации лиц с тем же именем

SymJS: automatic symbolic testing of JavaScript web applications., , и . SIGSOFT FSE, стр. 449-459. ACM, (2014)Ising-Based Louvain Method: Clustering Large Graphs with Specialized Hardware., , , и . IDA, том 12695 из Lecture Notes in Computer Science, стр. 350-361. Springer, (2021)High Level Test Generation for Custom Hardware: An Industrial Perspective.. Asian Test Symposium, стр. 458. IEEE Computer Society, (2005)On automatic generation of RTL validation test benches using circuit testing techniques., и . ACM Great Lakes Symposium on VLSI, стр. 289-294. ACM, (2003)Partitioning Dense Graphs with Hardware Accelerators., , , и . ICCS (3), том 13352 из Lecture Notes in Computer Science, стр. 476-483. Springer, (2022)High Level Design Validation: Current Practices and Future Directions., , , и . VLSI Design, стр. 9-11. IEEE Computer Society, (2004)A Technique for Identifying RTL and Gate-Level Correspondences., , , и . ICCD, стр. 591-594. IEEE Computer Society, (2000)A design for testability technique for RTL circuits using control/data flow extraction., , и . ICCAD, стр. 329-336. IEEE Computer Society / ACM, (1996)Lazy Symbolic Execution through Abstraction and Sub-space Search., и . Haifa Verification Conference, том 8244 из Lecture Notes in Computer Science, стр. 295-310. Springer, (2013)A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis., , и . DAC, стр. 554-559. ACM Press, (1998)