Author of the publication

A Reconfigurable Analog FIR Filter Achieving -70dB Rejection with Sharp Transition for Narrowband Receivers.

, , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Audio and Image Cross-Modal Intelligence via a 10TOPS/W 22nm SoC with Back-Propagation and Dynamic Power Gating., , , , , , , , , and 7 other author(s). VLSI Technology and Circuits, page 18-19. IEEE, (2022)An Ultra-Low-Power Image Signal Processor for Hierarchical Image Recognition With Deep Neural Networks., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 56 (4): 1071-1081 (2021)SONA: An Accelerator for Transform-Domain Neural Networks with Sparse-Orthogonal Weights., , , , , , , , and . ASAP, page 18-26. IEEE, (2023)A Reconfigurable Analog FIR Filter Achieving -70dB Rejection with Sharp Transition for Narrowband Receivers., , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)1.03pW/b Ultra-Low Leakage Voltage-Stacked SRAM for Intelligent Edge Processors., , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)A 170μW Image Signal Processor Enabling Hierarchical Image Recognition for Intelligence at the Edge., , , , , , , , , and 6 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)AIMMI: Audio and Image Multi-Modal Intelligence via a Low-Power SoC With 2-MByte On-Chip MRAM for IoT Devices., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 59 (10): 3488-3501 (October 2024)A 22nm 3.5TOPS/W Flexible Micro-Robotic Vision SoC with 2MB eMRAM for Fully-on-Chip Intelligence., , , , , , , , and . VLSI Technology and Circuits, page 72-73. IEEE, (2022)14.1-ENOB 184.9dB-FoM Capacitor-Array-Assisted Cascaded Charge-Injection SAR ADC., , , and . ISSCC, page 372-374. IEEE, (2021)An 8.09TOPS/W Neural Engine Leveraging Bit-Sparsified Sign-Magnitude Multiplications and Dual Adder Trees., , , , , , , and . ISSCC, page 422-423. IEEE, (2023)