( en | de | ru )

 

Disambiguation of "Mach, Stefan"

Author of the publication

copydeleteadd this publication to your clipboard
MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V Cores.

, , , , and . ARITH, page 1-8. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stefan Mach

Siegfried Mach

Regina Mach

Regina Mach

Siegfried Mach

 

Other publications of authors with the same name

The Floating Point Trinity: A Multi-modal Approach to Extreme Energy-Efficiency and Performance., , , and . ICECS, page 767-770. IEEE, (2019)11.3 Metis AIPU: A 12nm 15TOPS/W 209.6TOPS SoC for Cost- and Energy-Efficient Inference at the Edge., , , , , , , , , and 38 other author(s). ISSCC, page 212-214. IEEE, (2024)A Dual Processor Energy-Efficient Platform with Multi-core Accelerator for Smart Sensing., , , and . S-CUBE, volume 205 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 29-40. Springer, (2016)A 0.80pJ/flop, 1.24Tflop/sW 8-to-64 bit Transprecision Floating-Point Unit for a 64 bit RISC-V Processor in 22nm FD-SOI., , , and . VLSI-SoC, page 95-98. IEEE, (2019)Fünfiiber-Drone: A Modular Open-Platform 18-grams Autonomous Nano-Drone., , , , and . DATE, page 1610-1615. IEEE, (2021)XwattPilot: A Full-stack Cloud System Enabling Agile Development of Transprecision Software for Low-power SoCs., , , , , , , , , and . COOL CHIPS, page 1-3. IEEE, (2020)A RISC-V Based Open Hardware Platform for Always-On Wearable Smart Sensing., , , and . IWASI, page 169-174. IEEE, (2019)MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V Cores., , , , and . ARITH, page 1-8. IEEE, (2022)4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode., , , , , , , , , and 2 other author(s). ISSCC, page 60-62. IEEE, (2021)Live Demonstration: Exploiting Body-Biasing for Static Corner Trimming and Maximum Energy Efficiency Operation in 22nm FDX Technology., , , , and . ISCAS, page 1. IEEE, (2020)